Finished implementing paging in the functional simulator, all working now. Started implementing functionality to run the same test cases the Verilog simulator does, all the functionality to read ASCII-binary test files and build a list of test steps is now in place and working, as is most of the test runner, just need to get it integrated now.