Verilog transcription of ALU is almost complete, but seems to be malfunctioning in the carry logic of the second bit. Will be using MC10H181 w/ MC10H179 CLA generator.